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A Sub-1 V, 26 W, Low-Output-Impedance CMOS
Bandgap Reference With a Low Dropout
or Source Follower Mode
David C. W. Ng, David K. K. Kwong, and Ngai Wong
Abstract—We present a low-power bandgap reference (BGR), functional
from sub-1 V to 5 V supply voltage with either a low dropout (LDO) regu-
lator or source follower (SF) output stage, denoted as the LDO or SF mode,
in a 0.5- m standard digital CMOS process with 0.6 V and
0.7 V at 27 C. Both modes operate at sub-1 V under zero load with a
power consumption of around 26 W. At 1 V (1.1 V) supply, the LDO (SF)
mode provides an output current up to 1.1 mA (0.35 mA), a load regula-
tion of 8.5 mV/mA ( 33 mV/mA) with approximately 10 s transient,
a line regulation of 4.2 mV/V ( 50 V/V), and a temperature compen-
sated reference voltage of 0.228 V (0.235 V) with a temperature coefficient
around 34 ppm/ C from 20 C to 120 C. At 1.5 V supply, the LDO (SF)
mode can further drive up to 9.6 mA (3.2 mA) before the reference voltage
falls to 90% of its nominal value. Such low-supply-voltage and high-cur-
rent-driving BGR in standard digital CMOS processes is highly useful in
portable and switching applications.
Index Terms—CMOS bandgap, low dropout, source follower, sub-1V.
I. INTRODUCTION
Low-voltage pure CMOS bandgap references (BGRs) [1]–[11] are
of increasing importance with the widespread use of battery-operated
mobile devices. Existing CMOS BGRs are mostly derivatives of the
schemes in [2]–[5], utilizing the parasitic vertical substrate pnp or npn
inherent to digital CMOS processes. However, when current is sunk
or sourced directly from the BGR, even in the order of 10  A, the
reference voltage collapses due to its high output impedance, making it
unsuitable for noisy applications such as high-speed analog-to-digital
converters (ADCs) or switched-mode power supplies (SMPSs) [12],
[13]. On the other hand, though some BGRs can operate at sub-1 V
supplies [1], [4]–[10], they are again incapable of driving a current in
the order of 10  A. Consequently, sub-1 V CMOS BGRs having a
low output impedance and high current driving capability are of high
practical value.
Sub-1 V CMOS BGRs are relatively difficult to design due to: 1) the
bandgap voltage of silicon is around 1.25 V and 2) the input common-
mode voltage of the error amplifier forms a barrier in developing the
   loop [depicted in Fig. 1(a)] at sub-1 V, no matter whether an
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nMOS or a pMOS input stage is used [2], [4], [6]. Though these prob-
lems can be overcome by using DTMOST devices [9], resistive subdi-
vision method [4], [7] or sub-threshold voltage devices [5], these so-
lutions cannot output load currents (from the reference voltage node)
that are typically required in practice, or require extra masks or addi-
tional cost. Alternatively, a unity-gain opamp can buffer the output of
a low-voltage high-output-impedance BGR. To achieve a low output
impedance, the opamp is usually a high-gain operational transconduc-
tance  amplifier (OTA) whose output impedance in feedback is ap-
proximately . However, achieving such a high transconductance
gain at a low voltage involves high power consumption, complicated
compensation techniques, and is generally infeasible with a sub-1 V
supply (e.g., at least 2 V in [14]).
To this end, we present sub-1 V BGRs implemented in a 0.5- m stan-
dard digital CMOS process with either a low dropout (LDO) regulator
or source follower (SF) output stage/mode, denoted respectively as the
LDO BGR or SF BGR. The LDO (SF) architecture starts operating at
0.93 V (0.95 V) under zero load, and exhibits a current driving capa-
bility of 1.1 mA (0.35 mA) at 1 V (1.1 V) supply, and even up to 9.6
mA (3.2 mA) at 1.5 V supply before the reference voltage falls to 90%
of its nominal value. A parallel proportional-to-absolute-temperature
(PTAT) resistor connection [10] is then coupled to an nMOS differen-
tial pair to form the LDO/SF loop with high current drive. Also, the SF
BGR employs an nMOS output stage, not reported in existing sub-1 V
BGR designs to our knowledge, that benefits from inherent feedback
and low output impedance (thereby good line regulation). Lab mea-
surements then confirm the excellence of the proposed LDO and SF
BGRs against existing designs.
II. PROPOSED LDO AND SF BGRS
Fig. 1(a)–(c) show the schematics of the proposed CMOS BGRs
whose operations are described in the following.
A. Temperature-Independent Voltage Reference
On the one hand, the low-voltage complementary-to-absolute-tem-
perature (CTAT) current circuit, for generating  , is formed by
p01, p02, opamp2 (Q4, Q5, p03–p11, n01–n07), Q3,  , and
. The opamp2 circuit operates at sub-1 V, whereas Q4 and Q5 are
parasitic vertical BJTs forming into a dc level-shifting current mirror
to overcome the problem of common-mode input voltage [4]. From
Fig. 1(a), the current     mirrors 	 (here 
denotes the source-to-drain current of p107 and similar notation












where       and  
 is the forward-biased
voltage of Q3 which decreases roughly linearly with temperature
and hence constitutes a CTAT behavior [13]. On the other hand, the
low-voltage PTAT current circuit, for generating , is formed
by Q1 and Q2 (biased by current sources from p100 and p101), ,
opamp1 (p102–p106 and n101–n107), and p107. Denoting the current
through  as , we then have
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Fig. 1. (a) Proposed SF/LDO mode BGR. (b) Schematics of opamp1. (c) Schematics of opamp2. (d)   and   current sources. (e) Temperature behavior
of  .
where   is the emitter area ratio of Q1 to Q2 and   is the thermal
voltage. Also,         where  is the ratio of p107
to p100 or p101, and  and  are the emitter currents of Q1 and
Q2, respectively. Consequently, in contrast to    has a pos-
itive temperature coefficient. The base currents of Q1 and Q2, denoted,
respectively, as  and , satisfy           
, where  is the collector-base current amplification which
is usually low for a parasitic BJT. Therefore,        ,
where      . A first-order approximation of  is
        	
 (3)
Noting that the voltage across 	 is     and that across 	 is








     
 
 (4)
By designing the resistors in (4) such that the coefficient of   is
around 22, an approximately temperature-independent voltage refer-
ence is obtained [15], as depicted in Fig. 1(d) and (e), where   
	  	  	 and      	 	 	.
Fig. 1(d) also shows that   and  can be regarded as two cur-
rent sources below the 	 node fixing the amount of current flowing
from the 	 node to ground. This configuration defines the reference
voltage well even when there are changes in current loading, which
gets the output current from  through the output-stage (p/n)MOS.







   in the LDO (SF) mode. The resistor ratios are designed
according to the terms in the first bracket in (4) such that a 	 of 0.228
V (0.235 V) is produced in the LDO (SF) mode.
Fig. 2. Die photos: (a) SF BGR and (b) LDO BGR.
B. Stability and Load/Line Regulation
Both the LDO and SF BGRs form positive and negative
loops inside the circuit under zero load condition. Referring to
the SF mode in Fig. 1(a), the negative loop gain magnitude is
		 		 	 	, whereas that of
the positive loop is 			 	 	,
where   , and 	 are the gains of Q1, Q2,
opamp1, and n99, respectively, and        due to their
unity-gain configurations. In the LDO mode, 	 is simply replaced
by 
. In both modes, the negative loop gain magnitude is larger
than that of the positive loop due to an additional 	 term in the
numerator. To ensure a positive phase margin for the negative loop and
thereby overall stability for either mode, we employ dominant pole
compensation with n105 acting as the capacitor  as in Fig. 1(a) for
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Fig. 3. (a) Measured LDO BGR load regulation with dominant pole compensation: (upper) 1.1 mA step loading under 1 V supply; (lower) output voltage settled
to   18 mV in   12 s. (b) Measured SF BGR load regulation with dominant pole compensation: (upper) 0.35 mA step loading under 1.1 V supply; (lower)
output voltage settled to   20 mV in   10 s.
simplicity and verification of concept, though various compensation
schemes can also be used (e.g., [16]). The design constitutes an
excellent current-driving capability (see Section III) which is in great
contrast to prior works that are incapable of driving an output current
even in the order of 10  A [2], [4], [6], [7].
C. Low Supply Voltage and Power
To find the minimum supply    , the critical path for the LDO
mode gives        	

 	 	    0.92 V
(here the voltage across  is    0.18 V), whereas for the SF mode
       	
      0.94 V. Lab measurements
show that the     in the LDO and SF modes are 0.93 and 0.95 V,
respectively, with a zero-load power as low as 26  W at these voltages
or around 28  W at a 1 V supply. We remark that the biasing current is
formed by the  loop and is relatively independent of the supply
voltage.
Moreover, by adjusting the resistors in (4), the output voltage 
can be made as large as 3.3 V or even higher. For example, to obtain
a  of 3.3 V, the minimum supply is       	

  
	   	           3.35 V for the LDO
mode, and              	
   4.0 V for the SF
mode. In that case, the output current driving capability would also be
raised due to the larger headroom for   or  .
D. Minimum Input Commode-Mode Voltage and Offset Effect
The minimum input common-mode voltage for the normal opera-










	      	  
	 
 0.7 V. The minimum voltage at the emitters of Q1 and Q2 is
	      	     
         
 
   0.7 V, so the input differential pair is always on
where 	 and  are around 0.6 V. As 	 , and  all




	, we have to choose an appropriate value of  and 	
 ra-
tios of n106, n107, and n101 such that the inequality always holds.
We remark that unlike the conventional approach that uses a pMOS
differential pair and two extra current branches for level shifting in
opamp1 for a sub-1 V BGR [4] (like what opamp2 does in Fig. 1(c)),
our architecture permits an nMOS differential pair as shown in Fig. 1(b)
for which the level shifting is provided by the emitters of Q1 and Q2
through the voltage drop across  [10]. In other words, the proposed
LDO or SF BGR consumes less power than other BGRs with current
drive (such as [17]) and the  node is kept inside the current regula-
tion loop, making the self-regulated nature of this BGR core attractive.
The offset voltages of opamp1 and opamp2, denoted by 	
and , respectively, can be taken into account by replacing
the terms   and  in (4) with     	 and
Fig. 4.  versus  : (a) LDO BGR and (b) SF BGR.
Fig. 5.  versus temperature: (a) LDO BGR and (b) SF BGR.
 
 	, respectively. Nonetheless, this offset effect can
be reduced by increasing the emitter area ratio  of Q1 to Q2 and
decreasing the ratio 	
 (and therefore  	), while keeping the
coefficient of  to be around 22 (see Section II-A). Subsequently, the
sizes of 	   		  and 	 are
decreased, which in turn suppresses the influence of offset voltages.
Also, systematic and random offsets can be reduced by appropriate
transistor sizing, bias current ratio, symmetrical and compact layout
techniques [4], [18], etc.
III. LAB MEASUREMENTS AND DISCUSSIONS
Die photos for the proposed LDO and SF BGRs are shown in Fig. 2.
The lab measurements show, for the LDO or SF mode, the BGR starts
up at around 0.9 V without load and operates with current driving ca-
pability from approximately 1 V onwards. With a supply of    
 1
V, the LDO  
 0.228 V and SF  
 0.235 V and both archi-
tectures have a temperature coefficient of around 34 ppm/ C without
trimming. The transient responses are captured in Fig. 3 which shows
that the proposed BGRs are able to settle to within 90% of their nom-
inal outputs in a relatively short time. Figs. 4 and 5 further show the
 behavior against    and temperature.
We note that the LDO mode can source current at sub-1 V supply
while the SF can only do so beyond 1 V. Moreover, for     1 V,
the SF mode outputs only about 	 of the current available through
the LDO configuration. At    
 1.5 V, the maximum output currents
are 1 mA in the SF mode and 1.3 mA in the LDO mode with reference
voltages within 98% of their nominal values, and are respectively 3.2
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Fig. 6. PSRRs of (a) LDO BGR and (b) SF BGR at different   values.
Fig. 7. Noise spectral densities at     1 V: (a) LDO BGR and (b) SF BGR.
TABLE I
COMPARISON OF THE PROPOSED BANDGAP REFERENCES (FIRST TWO COLUMNS) AGAINST EXISTING DESIGNS
and 9.6 mA before the reference voltages fall to 90%. This is not sur-
prising as        has a larger voltage headroom than      under
the same  , and a larger dc gain due to the common source config-
uration. Consequently, the LDO mode has a better load regulation.
The line regulation of the SF mode is 50 V/V whereas that of the
LDO mode is 4.2 mV/V. When   rises from sub-1 to 5 V in the
LDO mode, the gate of p99 and therefore the output of opamp1 [cf.
Fig. 1(a)] has to be raised by the same amount for a constant output
current. Due to the finite gain of opamp1, an error voltage appears
across its inverting and non-inverting inputs. This results in inaccu-
racy in the  generation and thereby drift in the output reference
voltage, which can be overcome by increasing the gain of opamp1. For
the SF mode, the source of n99 is connected to the   node instead
of  , so the effect of line changes is less significant. To summarize,
the LDO architecture should be chosen if the BGR is to be operated at
a low supply voltage or when a low output impedance is desired. The
SF structure, due to its excellent line regulation and inherent feedback
[18], is a better choice when the supply line fluctuates a lot or when a
faster and smaller-swing transient response is required.
Table I contrasts the proposed BGRs with various sub-1 V or near-1
V BGRs in the literature. Although the BGR in [17] can source current,
it requires high-current-amplification     and collector-free lat-
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eral pnp devices available only in special CMOS or BiCMOS processes
with extra masks and thereby additional cost. In terms of power con-
sumption, the proposed LDO and SF BGRs are much better than that
in [17], and comparable to or better than other BGRs. Reference [1]
can source current at around 1 V supply, but it suffers from a large
temperature coefficient of about 142 ppm/ C at 1 V supply without
load. Also, its power supply rejection ratio (PSRR) is around 4 dB at
around 30–40 kHz, which is too close to unity and is not suitable for
BGR application in switching environments. The PSRRs of the pro-
posed BGRs are shown in Fig. 6. At low frequencies, the PSRR of
the LDO mode is about  58 dB for     around 1–1.5 V, and con-
verges to  12 dB near 1 MHz. For the SF mode, the low-frequency
PSRR is around  58 dB at       1 V which further drops to  
dB at       1.5 V, with both curves converging to around  18 dB
near 1 MHz. Such improvement in PSRR in the SF mode with an in-
creasing     is due to the increase of impedance from the     node
to the   node, which matches its excellent line regulation property.
Indeed, the PSRR of the SF mode is among the best and its line reg-
ulation is better than others except that in [7]. Fig. 7 shows that the
simulated and measured noise spectra of the LDO and SF BGRs at
room temperature under a 1 V supply are in good agreement. For both
modes, the measured root-mean-square (rms) noise spectral densities
are around 300 nV/

Hz at 1 kHz (the  noise corner frequency) and
70 nV/

Hz at 20 kHz, while the flat-band noise is about 220 nV/

Hz.
With a 0.1 F capacitor inserted at the   node, the noise densities
at the two frequencies are reduced to 290 nV/

Hz and 10 nV/

Hz,
respectively, whereas the integrated total rms noise value is about 23
V. The noise spectral density can further be improved by increasing
the biasing current or adding a larger output capacitor [4], [7], [18],
[19]. Furthermore, the LDO and SF BGRs have small die areas in a
0.5 m process and have the largest operating supply voltage ranges
(viz. sub-1V–5V) among all. They exhibit high current drives wherein
the highest is 9.6 mA at       1.5 V for the LDO mode (excluding
the part in [19] since it is in fact a BGR coupled to an error amplifier
and a power pMOS), and therefore constitute the most cost-effective
solutions.
IV. CONCLUSION
This paper has presented a novel BGR, with either a LDO or SF
output stage, implementable in standard digital CMOS processes. With
a low supply current around 26 A at no load, the LDO and SF BGRs
start up at sub-1 V supply voltages, and are capable to drive currents
in the order of mA starting from  1 V supply and all the way up
to 5 V. The excellent line regulation in the SF mode can resist line
fluctuations, whereas the excellent load regulation in the LDO mode
can effectively suppress load dumping. Both BGRs exhibit excellent
PSRRs and noise properties, and are highly cost-effective with their
small die areas. All these features make them favorable in noisy or
switching applications like SMPSs or ADCs. Lab measurements have
confirmed the performance of the proposed architectures over existing
designs. The proposed BGRs can alternatively be viewed as an area-
efficient temperature-compensated reference embedded in a LDO or SF
regulator, allowing great design flexibilities especially for low-power
on-chip applications.
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